Constructive Computer Architecture: Multirule Systems and Concurrent Execution of Rules

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

September 18, 2017



Multi-rule Systems

*Repeatedly:*Select a rule to execute
Compute the state updates
Make the state updates

Non-deterministic choice; User annotations can be used in rule selection

One-rule-at-a-time-semantics: Any legal behavior of a Bluespec program can be explained by observing the state updates obtained by applying only one rule at a time

However, for performance we execute multiple rules concurrently whenever possible

Elastic pipeline



rule stage1; fifo1.enq(f1(inQ.first)); inQ.deq(); endrule rule stage2; fifo2.enq(f2(fifo1.first)); fifo1.deq; endrule rule stage3; outQ.enq(f3(fifo2.first)); fifo2.deq; endrule Can these rules fire concurrently?

> Yes, but it must be possible to do enq and deq on a fifo simultaneously

One-Element FIFO Implementation

```
module mkFifo (Fifo#(1, t));
  Reg#(t) d <- mkRegU;
  Reg#(Bool) v <- mkReg(False);</pre>
                                      not full
  method Action enq(t x) if (!v);
                                           ▲ rdy
                                    not empty
    v <= True; d <= x;
                                               FIFO
  endmethod
                                    not empty
  method Action deq if (v);
    v <= False;
  endmethod
  method t first if (v);
    return d;
                   Can eng and deg methods be ready at
  endmethod
                   the same time?
endmodule
                       No! Therefore they cannot
                       execute concurrently!
```

Concurrency when the FIFOs do not permit concurrent enq and deq



At best alternate stages in the pipeline will be able to fire concurrently

September 18, 2017

http://csg.csail.mit.edu/6.175



Assume, if there is only one element in the FIFO it resides in da

Initially, both va and vb are false

- First enq will store the data in da and mark va true
- An enq can be done as long as vb is false; a deq can be done as long as va is true

September 18, 2017

BSV code

module mkFifo (Fifo#(2, t)); db da Reg#(t) da <- mkRegU();</pre> Assume, if there is only Reg#(Bool) va <- mkReg(False);</pre> one element in the FIFO Reg#(t) db <- mkRegU();</pre> it resides in da Reg#(Bool) vb <- mkReg(False);</pre> **method Action** enq(t x) **if** (!vb); if (va) begin db <= x; vb <= True; end Can both eng else begin da <= x; va <= True; end and deg be endmethod ready at the **method Action** deq **if** (va); same time? if (vb) begin da <= db; vb <= False; end else begin va <= False; end</pre> yes endmethod method t first if (va); return da; endmethod endmodule

September 18, 2017

http://csg.csail.mit.edu/6.175

vb va

concurrency analysis

method Action e	nq (t x	() i	f (!vb)	;	
if (va) begin	db	<=	x;	vb	<= T	rue;	end
else begin	da	<=	x;	va	<= T	rue;	end
endmethod							
method Action d	eq	if	(va);			
if (vb) begin	da	<=	db;	vb	<=	False	e; end
else begin	va	<=	Fal	se;	end		
endmethod							



we can't get into this state if enq and deq are performed in some order

Will concurrent execution of enq and deq cause a double write error?

- Initially vb=false and va=true
- enq will execute: db <= x; vb <= True;</pre>

no doublewrite error

- deq will execute: va <= false;</pre>
- The final state will be va = false and vb = true; with the old data in da and new data in db oops!

September 18, 2017

http://csg.csail.mit.edu/6.175

concurrency analysis - continued

meth	od Ac	ction e	enq	(t	x)	if	(!vb);		
if	(va)	begin	db	<=	x;	vb	<=	True	; e:	nd
	else	begin	da	<=	x;	va	<=	True	; e:	nd
endm	ethod	1								
meth	od Ac	ction (deq	if	(va	a);				
if	(vb)	begin	da	<=	db,	; vł	o <=	· Fal	se;	end
•	else	begin	va	<=	Fal	lse;	; en	d		
endm	ethod	1								



In this implementation, enq and deq should not be called concurrently

 later we will present a systematic procedure to decide which methods of a module can be called concurrently

 First, we will study when two rules that only use registers can be executed concurrently

Concurrent execution of

rules

Two rules can execute concurrently, if concurrent execution would not cause a double-write error, and

The final state can be obtained by executing rules one-at-a-time in some sequential order

Can these rules execute concurrently? (without violating the one-rule-at-a-time-semantics)

Example 1	Example 2	Example 3
rule ra;	rule ra;	rule ra;
x <= x+1;	x <= y+1;	x <= y+1;
endrule	endrule	endrule
rule rb;	rule rb;	rule rb;
y <= y+2;	y <= x+2;	y <= y+2;
endrule	endrule	endrule

ra before rb Final value of (x,y) (initial values (0,0))

		Ex. 1	Ex. 2	Ex. 3	
	ra < rb	(1,2)	(1,3)	(1,2)	
	rb < ra	(1,2)	(3,2)	(3,2)	
	Concurrent	(1,2)	(1,2)	(1,2)	
		No Conflict	Conflict	ra < rb	
September	18, 2017	http://csg.cs	sail.mit.edu/6.175		

Rule scheduling

- The BSV compiler schedules as many rules as possible for concurrent execution among the rules that are enabled (i.e., whose guards are ture), provided it can ensure that the chosen rules don't conflict with each other
- Conflict:
 - Double write
 - If the effect of rule execution does not appear to be as if one rule executed after the other

some insight into Concurrent rule execution



There are more intermediate states in the rule semantics (a state after each rule step)
 In the HW, states change only at clock edges

September 18, 2017

http://csg.csail.mit.edu/6.175

Parallel execution reorders reads and writes



 In the rule semantics, each rule sees (reads) the effects (writes) of previous rules
 In the HW, rules only see the effects from previous clocks, and only affect subsequent clocks

September 18, 2017



Correctness



The compiler will schedule rules concurrently only if the net state change is equivalent to a sequential rule execution

September 18, 2017



Compiler test for concurrent rule execution James Hoe, Ph.D., 2000 Let RS(r) be the set of registers rule r may read Let WS(r) be the set of registers rule r may write Rules ra and rb are conflict free (CF) if $(RS(ra) \cap WS(rb) = \emptyset) \land (RS(rb) \cap WS(ra) = \emptyset) \land$ $(WS(ra) \cap WS(rb) = \emptyset)$ Rules ra and rb are sequentially composable (SC) (ra<rb) if $(RS(rb) \cap WS(ra) = \emptyset) \land (WS(ra) \cap WS(rb) = \emptyset)$ If Rules ra and rb conflict if they are not CF or SC

September 18, 2017

http://csg.csail.mit.edu/6.175

Compiler analysis

Example 1	Example 2	Example 3
rule ra;	rule ra;	rule ra;
x <= x+1;	x <= y+1;	x <= y+1;
endrule	endrule	endrule
rule rb;	rule rb;	<pre>rule rb;</pre>
у <= у+2;	y <= x+2;	y <= y+2;
endrule	endrule	endrule

	Example 1	Example 2	Example 3
RS(ra)	{x}	{y}	{y}
WS(ra)	{x}	{x}	{x}
RS(rb)	{y}	{x}	{y}
WS(rb)	{y}	{y}	{y}
RS(ra)∩WS(rb)	Ø	{y}	{y}
RS(rb)∩WS(ra)	Ø	{x}	Ø
WS(ra)∩WS(rb)	Ø	Ø	Ø
Conflict?	CF	С	SC
eptember 18, 2017	http://csg.csa	il.mit.edu/6.175	L

Concurrent scheduling

The BSV compiler determines which rules among the rules whose guards are ready can be executed concurrently

It builds a simple list-based scheduler:

- Picks the first enabled rule in the list
- Schedules the next enabled rule if it does not conflict with any of the rules scheduled so far
- Repeats the process until no more rules can be scheduled

Such a scheduler can be built as a pure combinational circuit but it is not fair

In practice it does fine and one can get around it programmatically

September 18, 2017

Scheduling and Control Logic

September 18, 2017

http://csg.csail.mit.edu/6.175



Combining State Updates:

strawman



What if more than one rule has a true guard?

September 18, 2017

Combining State Updates



Scheduler ensures that at most one ϕ_i is true

September 18, 2017

Scheduling and control logic



Takeaway

- One-rule-at-a-time semantics are very important to understand what behaviors a system can show
- Efficient hardware for multi-rule system requires that many rules execute in parallel without violating the one-rule-at-time semantics
- BSV compiler builds a scheduler circuit to execute as many rules as possible concurrently